Automatic FSM Synthesis for Low-power Mixed Synchronous/Asynchronous Implementation
نویسندگان
چکیده
منابع مشابه
Automatic FSM Synthesis for Low-Power Mixed Synchronous/Asynchronous Implementation
Power consumption in a synchronous FSM (Finite-State Machine) can be reduced by partitioning it into a number of coupled sub-FSMs where only the part that is involved in a state transition is clocked. Automatic synthesis of a partitioned FSM includes a partitioning algorithm and sub-FSM synthesis to an implementation architecture. In this paper, we first introduce an implementation architecture...
متن کاملPower Aware Synthesis of Power Gated FSM
Power gating is often used to reduce power of a system which is in the form of a finite state machine (FSM). Power gating can be applied to turn OFF the inactive sub-machine which is obtained after partitioning the FSM by gating the supply voltage. Adjustment of supply voltage of one submachine for ON to OFF or OFF to ON state needs time, called wakeup time which affects the partitioning of FSM...
متن کاملFSM Decomposition for Low Power in FPGA
In this paper, the realization of low power finite state machines (FSMs) on FPGAs using decomposition techniques is addressed. The original FSM is divided into two submachines using a probabilistic criterion. Only one submachine is active at a time, meanwhile the other is disabled to save power. Different deactivation alternatives and state encoding have been studied. For each option, actual me...
متن کاملMerge FSM Based Low Power Packet Classification
Packet classification is a vital and complicated task as the processing of packets should be done at a specified line speed. In order to classify a packet as belonging to a particular flow or set of flows, network nodes must perform a search over a set of filters using multiple fields of the packet as the search key. Packet classification is used by networking equipment to sort packets into flo...
متن کاملImplementation of Automatic Speech Recognition for Low-Power Miniaturized Devices
This paper describes the development and implementation of a discrete speech recognizer for application in miniaturized, portable low-power devices. The recognizer is based on Hidden Markov Models (HMMs) and uses Linear Predictive Coefficients (LPC) converted to cepstrum to parameterize the input speech. The implemented recognizer has a complexity of 0.67 MIPS and a recognition performance of 9...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 2001
ISSN: 1065-514X,1563-5171
DOI: 10.1155/2001/27496